Linked by Hadrien Grasland on Thu 19th May 2011 21:31 UTC
Hardware, Embedded Systems Having read the feedback resulting from my previous post on interrupts (itself resulting from an earlier OSnews Asks item on the subject), I've had a look at the way interrupts work on PowerPC v2.02, SPARC v9, Alpha and IA-64 (Itanium), and contribute this back to anyone who's interested (or willing to report any blatant flaw found in my posts). I've also tried to rework a bit my interrupt handling model to make it significantly clearer and have it look more like a design doc and less like a code draft.
Permalink for comment 473907
To read all comments associated with this story, please click here.
PowerPC v2 ?
by DeepThought on Fri 20th May 2011 07:34 UTC
Member since:

I am not sure what you mean by PowerPC v2. But there is more than one interrupt handling theme on PowerPC.
Some (like the e200 cores) use hardware vectoring but can be switched back to SW mode.
The e300/e500 cores do only SW interrupt handling.

IMHO HW vectoring pays off only if one does use not any kind of (RT)OS.

Anyway, besides the peripheral interrupts, there are always the exceptions.

Ah, and there are sometimes two vectors for peripheral interrupts.

Reply Score: 1