Linked by Thom Holwerda on Mon 5th Nov 2012 23:40 UTC
Permalink for comment 541238
To read all comments associated with this story, please click here.
To read all comments associated with this story, please click here.
Features
Linked by Thom Holwerda on 05/24/13 17:26 UTC
Linked by Thom Holwerda on 05/21/13 21:38 UTC
Linked by Thom Holwerda on 05/20/13 11:29 UTC
Linked by Thom Holwerda on 05/18/13 21:33 UTC
Linked by David Adams on 05/16/13 4:23 UTC
Linked by Thom Holwerda on 05/11/13 21:41 UTC
Linked by Thom Holwerda on 05/08/13 14:22 UTC
Linked by Thom Holwerda on 05/02/13 15:28 UTC
Linked by Thom Holwerda on 04/29/13 21:06 UTC
Linked by Thom Holwerda on 04/24/13 22:24 UTC
More Features »
Sponsored Links



Member since:
2006-05-30
The only RISC that was ever part of x86 was so deep in the processor core and pipelines that no one programming the processor for general use ever noticed. It was only intensive applications where any special kind of optimisation made a lot of difference. The whole point of the x86/IA32 architecture was that it was meant to be backwardly compatible with the previous generations.
Again, RISC core + CISC userspace interface /= RISC processor
Edited 2012-11-07 11:06 UTC