Linked by Eugenia Loli on Tue 15th Jul 2003 18:26 UTC
Permalink for comment
To read all comments associated with this story, please click here.
To read all comments associated with this story, please click here.
News
Linked by Thom Holwerda on 05/22/13 13:38 UTC
Linked by Thom Holwerda on 05/22/13 13:30 UTC, submitted by JRepin
Linked by Thom Holwerda on 05/21/13 22:06 UTC
Linked by Thom Holwerda on 05/21/13 21:45 UTC
Linked by Thom Holwerda on 05/21/13 15:53 UTC
Linked by Thom Holwerda on 05/20/13 22:43 UTC
Linked by Thom Holwerda on 05/20/13 21:50 UTC
Linked by Thom Holwerda on 05/19/13 23:15 UTC
Linked by Thom Holwerda on 05/19/13 23:11 UTC, submitted by Drumhellar
Linked by Thom Holwerda on 05/18/13 21:06 UTC
More News »
Sponsored Links



"All RISC machines are hard to program. I'm not sure the i860 was any harder than any of the others at the time (about 1990 to 1993). If I remember correctly, the chip had a 40 MFLOPS theoretical peak performance (64-bit floating point), and you could achieve a respectable 36 MFLOPS actual performance on matrix-matrix products. For the time, this was about as good as it got for microprocessors -- it would take another 4 or 5 years for the pentium performance to catch up."
Not exactly the instruction dependencies to keep the machine fed and happy were horrible for the i860, you could have far more elegant systems like MIPS offering the same o better performance during the same time frame. The "actual performance" was achieved on handcoded programs, compilers themselves were rather hard to optimize, hence the lack of interest in the marketplace. Plus the lack of x86 compatibility made vendors look elsewhere for RISC machines.
But for specific well tuned code the 860 was a good chip, hence its relative acceptance as a coprocessor.