Linked by Thom Holwerda on Thu 30th Jun 2005 12:27 UTC
Permalink for comment
To read all comments associated with this story, please click here.
To read all comments associated with this story, please click here.
News
Linked by Thom Holwerda on 05/22/13 22:23 UTC
Linked by Thom Holwerda on 05/22/13 13:38 UTC
Linked by Thom Holwerda on 05/22/13 13:30 UTC, submitted by JRepin
Linked by Thom Holwerda on 05/21/13 22:06 UTC
Linked by Thom Holwerda on 05/21/13 21:45 UTC
Linked by Thom Holwerda on 05/21/13 15:53 UTC
Linked by Thom Holwerda on 05/20/13 22:43 UTC
Linked by Thom Holwerda on 05/20/13 21:50 UTC
Linked by Thom Holwerda on 05/19/13 23:15 UTC
Linked by Thom Holwerda on 05/19/13 23:11 UTC, submitted by Drumhellar
More News »
Sponsored Links



The alpha instruction set was specially designed with the avoidance of synchronization points and congested resources like for example flag bits in mind.
PowerPC doesn't have flag bits. ARM has them but makes good use of them for conditional execution of instructions (thus avoiding branches).
And in any case, renaming can eliminate any false dependencies on flags.
The handling of system level instructions was very elegant
What, the microcode feature? And you're saying those system level instructions make a significant difference in either speed or size?
memory addressing modes of the 386
Seems you've quickly run out of arguments. I wasn't talking about the 386, but about your baseless claim that the Alpha instruction set is much better than that of other RISC architecures.
But while were at it: there's no point defending the multitude of x86 memory models, but powerful addressing modes have actually become an advantage. That's because they save code size and because transistor budgets have improved quicker than memory speed.