To view parent comment, click here.
To read all comments associated with this story, please click here.
The Core 2 is actually less RISC-y internally than the P4. The P4 is internally a pure u-op design. The Core 2 caries fused u-ops (eg: mem-op instructions) through much of the frontend of the core.
As for PPC, ARM, and MIPS, one of those three does not belong. MIPS is a great instruction set. PowerPC is poo.
Oh, ARM is fine. It's PPC that doesn't belong. I just don't like the basic design (too many weird instructions, no separate 32-bit and 64-bit operations, etc).
MIPS is my favorite, but x86-64 comes in a close second. It's so much better than people give it credit for. It's actually quite orthogonal in its addressing and operand modes. You get 8-bit, 32-bit, and 64-bit registers, along with 8-bit, 32-bit, and 64-bit operations. You get 8-bit and 32-bit immediates and displacements, instead of the oddly-sized immediates and displacements you usually get in RISC. Instructions that write to fixed registers and two-operand instructions suck a bit, but you can deal with both quite easily in the register allocator.
Not even close. Intel has been converting from x86 to internal micro operations since the original Pentium more than 10 years ago.
PPC, ARM and RISC aren't in any way more efficient than x86. The ISA is just like and API and in no way reflects efficiency. A lot of issues with X86 are easily fixed by clever hardware design.
Yeah it's not as elegant as PPC or MIPS but it's also a lot older.





Member since:
2005-11-10
If anything x86 isn't exactly a great architecture, just "good enough". If you've tried programming it, you know that even 6502 is more elegant.
PPC, ARM, MIPS &c are all excellent architectures which can be programmed highly, highly efficiently by someone who knows what they're doing and isn't clouded by doing things solely the x86 way.
Oh, and modern CPUs like the Core Duo emulate x86 macros down to more a more RISC-like central set. This is how Intel managed to make the jump from the hot, high-power P4's to relatively cooler and lower power Dual Core chips.