Linked by Thom Holwerda on Wed 10th Dec 2008 22:52 UTC, submitted by teigetje
RISC OS And it seems as if another minor, barely-alive operating system will become encumbered by legal bickering between two small companies. The RISC OS scene, which is already a tangled and complicated mess of companies, version number teasing and incompatible versions, might be torn apart even further because RISCOS Ltd might take legal action trying to prevent RISC OS Open Ltd from releasing a RiscPC compatible ROM from the RISC OS 5 shared source project. Should you feel confused, you needn't worry: so does everyone else.
Thread beginning with comment 339852
To read all comments associated with this story, please click here.
by memson on Wed 10th Dec 2008 23:27 UTC
Member since:

Has anyone else seen the episode of South Park where Stan's dad does the worlds biggest crap and Bono from U2 tries to beat him by doing a bigger one? Sort of reminds me of the entire RISC OS scene. I own an A7000, I used RISC OS 2 a *lot* back in the day. I used to write demos and stuff in basic 5. But, RISC OS is probably the most pointless OS in the world. Give me Amiga over Acorn Archies any day :-)

Something the article didn't seem to explain... RISC OS always ran on 32 bit ARM processors, but before PACE worked their 32bit mojo, it actually ran in 26bit mode, (though earlier versions might have actually ran on 26bit ARM processors.. I forget, and really don't care enough to find out :-))

Reply Score: 4

RE: Futility
by steve_s on Thu 11th Dec 2008 11:59 in reply to "Futility"
steve_s Member since:

This 26bit and 32bit is all about memory addressing and processor status flags.

Old ARM chips (ARM2, ARM3, and their bretheren) only supported 26bit addressing which severely limited how much memory they could support. There was a transition period when ARM chips supported both 26bit and 32bit addressing. Current ARM chips only support 32bit addressing.

The two addressing modes aren't entirely code compatible, since the original "26bit" ARM chips used bits in the program counter register (R15) as processor status flags. Those status flags were moved out of R15 when 32bit addressing was introduced, although the first chips supporting 32bit addressing would support a 26bit addressing mode which would ensure the status bits were still present in R15.

Some parts of RISC OS (and other code) relied on the presence of the status bits in R15, and thus that code was not 32bit-safe.

Reply Parent Score: 3

RE[2]: Futility
by memson on Thu 11th Dec 2008 13:46 in reply to "RE: Futility"
memson Member since:

Memory addressing!! That's it!! I knew it was something silly like that.

Mind you, the Acrchies were always billed (to us students who used them by our teachers/professors) as being "32bit", as I guess the actual processor ran in a 32bit mode.

Reply Parent Score: 2