Two Billion-Transistor Beasts: POWER7 and Niagara 3

“In years past, an ISSCC presentation on a new processor would consist of detailed discussion of the chip’s microarchitecture (pipeline, instruction fetch and decode, execution units, etc.), along with at least one shot of a floorplan that marked out the location of major functional blocks (the decoder, the floating-point unit, the load-store unit, etc.). This year’s ISSCC is well into the many-core era, though, and with single-chip core counts ranging from six to 16, the only elements you’re likely to see in a floorplan like the two below are cores, interfaces, and switches. Most of the discussion focuses on power-related arcana, but most folks are interested in the chips themselves. In this short article, I’ll walk you through the floorplan of two chips with similar transistor counts – the Sun’s Niagara 3 and IBM’s POWER7.”

18 Comments

  1. 2010-02-10 4:26 pm
  2. 2010-02-10 5:28 pm
    • 2010-02-10 8:19 pm
    • 2010-02-11 12:02 pm
      • 2010-02-11 5:04 pm
        • 2010-02-12 1:10 pm
      • 2010-02-11 5:46 pm
        • 2010-02-12 3:39 am
  3. 2010-02-11 11:43 am
    • 2010-02-11 4:35 pm
      • 2010-02-11 7:44 pm
        • 2010-02-12 12:28 am
          • 2010-02-12 12:50 pm
          • 2010-02-13 8:43 pm
          • 2010-02-15 11:26 am
          • 2010-02-12 3:58 pm
    • 2010-02-11 5:48 pm
  4. 2010-02-15 9:02 pm