A look at Celerity’s second generation 496-core RISC-V Mesh NoC

For those who are not familiar with Celerity, this is a multi-university effort that has resulted in an open-source manycore RISC-V tiered accelerator chip. The project is part of the DARPA Circuit Realization At Faster Timescales (CRAFT) program which wants to drive the design cycle for custom integrated circuits to weeks and months from years. The Celerity team first presented the chip at Hot Chips 29. Last year, at VLSI 2019, Celerity was back to talk about the PLL and the NoC of its second-generation chip. The presentation was given by Austin Rovinski from the University of Michigan.

I can read the words, but much of this is far too complicated for me to give any meaningful comment.

3 Comments

  1. 2020-01-14 3:21 pm
    • 2020-01-15 8:29 am
      • 2020-01-15 2:22 pm

Leave a Reply